

ロジー






Fig. 2

F143



	FRAMER CHIP MODE CONTRO						
	TAI TR			3		I	
	EE RU	SLAV	FREER	ASTE	MODE		
INPUT SIGNAL PIN NAME	S	Ш	RUN	Ę	П		
MASTER-SLAVE/NOT FREE RUN	0	1	0	1_		•	
MASTER-NOT SLAVE	X	0	X	1			
<b>,</b>	LO						

Fig. 3A






Fig. 5




Fig. 6




Fig. 7

Fig 7A

## Mode Table

LOS1	LOS2	Rx	Address	Master Slave		Free-run
0	0	0	0	end 2	end 1	
0	0	1	1	end 1	end 2	
0	1	0	2	end 1	end 2	
0	1	1	3	end 1		end 2
1	0	0	4	end 2	end 1	
1	0	1	5	end 2		end 1
1	1	0	6			
1	1	1	7			